Nanoparticle Memories: CMOS, Organic and Hybrid approaches

Panagiotis Dimitrakis, Ph.D

IMEL/NCSR "Demokritos"

"Winter School on Nanoelectronic and Nanophotonics" Bilkent University

Ankara, Turkey

19-25 January 2009





Outline

- ▶ 14:00 15:50 (2nd Hour)
 - NP-NVM: CMOS Approach
 - Introduction to NP Memory concept
 - Advantages of NP-NVM
 - Fabrication methods in CMOS Environment
 - Electrical characterization methods
 - Optimization New cell architectures
 - State of the Art

"Size matters: Why NM are different?" by E. Roduner Chem. Soc. Rev., 2006, 35, 583–592

P.Dimitrakis, Chapter 8 in "Silicon Nanophotonics", ed. L.Khriachtchev, 2008







Introduction to NP Memories: Properties of Semiconductor NP



Introduction to NP Memories: Properties of Metal NP



Kubo gap $\delta = 4E_F / 3n$ \succ Metallic $k_B T > \delta$ \succ Insulating $k_B T < \delta$

R. Kubo, J. Phys. Soc. Jpn. 17, 975 (1962)

Metal vs Semiconductor NP \checkmark Higher density of states at E_F \checkmark Larger variety of materials using the same deposition method \checkmark More suitable material due the wide range on E_F to select.





F-N "Write" F-N "Erase" "Retention mode" **⊖V_G<<0** റV_G>>0 0000000 000000 n+ n+ n⁺ n⁺ m 777 1 ୍∕V_G<<0 ୦ଵଵଵଵ୲ଵ p-Si n⁺ то CO nc CO **4**0 p-Si nc III ŏ p-Si со ТО nc Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 5

Introduction to NP Memories: Principle of operation

imel

Advantages of NP Memories



Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 6

Fabrication methods in CMOS environment

Optimum size of the NCs lies below the current lithography resolution



Use of self-assembly process

Deposition

- CVD

- Aerosol

- Magnetron Sputtering

- MBE.....

Thermal Oxidation of a-Si, Si_{1-x}Ge_x , ...

Ion Beam Synthesis





Fabrication methods : LPCVD



Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 8

Fabrication methods : ULE-IBS

Main advantages of ULE-IBS

- ✓ 2-D array of Si NPs.
- Small variation of NP's size



High energy implantation



Low energy implantation



Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 9

IT INCSR Demokritos

Test structures

> MIS capacitors

- C-V vs test signal f
- Quasi-static C-V
- I-V vs sweep/ramp rates
- Electrons or Holes?

> MISFET

- Threshold voltage calculation
- Transfer characteristics $(I_{DS}-V_{GS})$
- Output characteristics $(I_{DS}-V_{DS})$
- Parasitics (leakage current etc)



> MIS capacitors

 $-\Delta V_{fb} = V_{fbP} - V_{fbE}$ Calculated after forward and backward voltage sweep or P/E pulses

3 ΔV_{FB} V_{FB} 50 V_{FB}+ ΔV_{FB}=V_{FB}⁺-V_{FB}⁻ Conductance (µS) 40 2 C-V 30 ---- G-V

2

n

Gate Voltage (V)

Counter clockwise hysteresis



Clockwise hysteresis



imel



Capacitance (pF)

20

10

G

-4

-2

-6

Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 11

4

6

0

> MISFET

$$-\Delta V_{th} = V_{thP} - V_{thE}$$

Calculated after applying P/E voltage pulses





Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 12

MISC C-V measurements: Test Signal Frequency effects

- Substrate screening
 - High NC density
 - High TO transparency





imel

MISC C-V measurements: Substrate effects

> Tunneling of minority carriers is affected by light illumination



P.Dimitrakis, Chapter 8 in "Silicon Nanophotonics", ed. L.Khriachtchev, 2008

IME



MISC I-V measurements: Sweep rate effects





NP-MOSFET as Single Memory Cell



IEEE 1005-1998 (Revision of IEEE Std 1005-1991) "IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays"



Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 17



MISFET: Threshold voltage definition

- Using linear projection, g_{m,max} etc
 A. Ortiz-Conde et al. Microelectronics Reliability 42 (2002) 583-596
- Constant current (CC) method

 $I_{DS}(_{Vth})=I_{o}\times(W/L)$

where $I_{o}{=}\mu_{n}C_{i}K\phi_{t}/(8\phi_{F}/\phi_{t})^{1/2}{\cong}50\text{-}100nA$ for Si channel MISFET

W and L are the gate width and length respectively

C_i gate insulator capacitance

 $\boldsymbol{\mu}_n$ electron mobility





MISFET: P/E characteristics (1)

First ULE-II Laboratory prototype



P.Dimitrakis et al, ESSDERC 2003

IME

Fabrication Technology: CMOS 2µm IMEL/NCSR "D"
ULE-II Technology: Axcelis, USA (1keV/1.5x10¹⁶ cm⁻³)



MISFET: P/E characteristics (2)



S=0.115mV/dec (0.085) D_{it}~5×10¹¹eV⁻¹cm⁻² g_{m,max}=0.28mA/V *P.Dimitrakis et al.* SSE 2004

IME



Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 20

MISFET: Parasitic transistor (1)



Constant current method



Transconductance change (TC) method



MISFET: Parasitic Memory Transistor (2)

Constant current method vs TC method Constant current method vs TC method

IME





MISFET: Parasitic Memory Transistor (3)



C.Gerardi, IEEE TED 2007

> PMT governs the memory action in deep submicron cells





MISFET: Data retention (1)



MISFET: Data retention (2)



ULE-II NP Memory cells in a Manufacturing environment

200mm p-Si, 0.15µm Double Poly Triple Metal

Flash Memory technology



Uniform memory window across a 200mm Si wafer ULE-IBS uniform distribution of Si NPs

Boron contamination causes shift of V_{th} across the Si wafer
 A dedicated or "clean" ion implanter is required



Imel

Optimization – New cell architectures (1/9)

 \succ <u>Maximize memory window (ΔV_{th})</u> ⇒ The tunneling current from Si substrate to NCs should be maximized.

 \geq <u>Maximize endurance (No P/E)</u> \Rightarrow The SILC effect should be minimized

 $\ge \underline{\text{Maximize charge retention}} \Rightarrow \text{The back tunneling current from NCs}$ to control gate should be minimized.

 $\blacktriangleright \underline{\text{Maximize charge retention}} \Rightarrow \text{The tunneling-back current from NCs}$ to the Si substrate should be minimized.



Optimization – New cell architectures (2/9)

Operation	Φ_{BC}	t _I	$\pmb{\Phi}_{BI}$	Φ_{BB}	t _B	${\pmb \Phi}_{{\pmb B}{\pmb A}}$
Write (Low V & fast)	< Φ_{BI}	→	> Φ_{BC} & ≤Φ _{BB}	$> \Phi_{BA} \& \geq \Phi_{BI}$	$E_B < E_I$	$<\Phi_{BB}$
Erase (Low V & fast)	>Ø _{BI}	\rightarrow	< Φ_{BC}	$<\Phi_{BA}$	$E_B < E_I$	$>\Phi_{BB}$
Retention (10years @ High-T)	< Ф _{ВІ}	1	> Φ_{BC} & ≥Φ _{BB}	>Ø _{BA}		$<\Phi_{BB}$
Read	Not affected	Not affected	Not affected	Not affected	Not affected	Not affected
	Cathode material property	Depends on its conduction properties	Depends on (i) NP's size and (ii) injection & blocking materials		Depends on its conduction properties	Anode material property





The energy bandgap decreases as the dielectric increases







Optimization – New cell architectures (4/9)

Selection of blocking and injection dielectric materials regarding their conduction band offset with respect to Si



IME



Selection of NP material regarding their LUS or conduction band offset



ITTEL NCSR Demokritos

Optimization – New cell architectures (6/9)

Selection of NP material regarding their LUS or conduction band offset





Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 33



Optimization – New cell architectures (7/9)

> Blocking and injection dielectrics made of single material layer reduces the degrees of freedom to face the optimization issues \Rightarrow a multilayer approach is more preferable

Injection dielectric options

<u>VARiable Oxide Thickness (VARIOT</u>) This approach optimizes the current injection using 2 different dielectrics (Lo-Hi-k)
 <u>Crested barrier</u> This approach optimizes the current injection using 3 different dielectrics (Hi-Lo-Hi-k)



Optimization – New cell architectures (8/9)

- Blocking dielectric options
 - □ <u>Lo-Hi-Lo-k Trilayer structure</u>.
 - □ <u>"Trappy" single high-k layer</u>

This approach enhance the charge leakage to the gate electrode but care should be taken to avoid electron charging from the gate during ERS





Optimization – New cell architectures (9/9)

- Uniformity of NPs' size distribution and other geometrical characteristics (surface density, interdot distance etc.)
- Repeatability & large scale integration (variation from batch to batch, 300mm Si wafers etc)
 - NPs through Templates, Stencils, Pattern Transfer etc





K. Guarini et al., IEDM 2003, IBM S.K.Banerjee team, IEEE EDL 28,793 (2007)

Structure & thickness variation of nanometer thick layers of different materials used to realize the blocking and injection layers





Si-NPs embedded in 6nm Si3N4



Ge-NPs embedded in 7nm ALD Al2O3



Emerging cell architectures

Trigate FinFET FLASH memory cells



S.Lombardo et al, IEDM 2007

Cross-point 3D architectures

Effective cell area: mF²/N mF²: cell area N: number of layers







Bibliography

Click www.imel.demokritos.gr





Winter School-Bilkent-Ankara 2009: "NP Memories: CMOS, Organic & Hybrid" 39