

# Radio frequency analog electronics based on carbon nanotube transistors

Coskun Kocabas\*, Hoon-sik Kim†, Tony Banks‡, John A. Rogers†§¶||#\*\*, Aaron A. Pesetski††, James E. Baumgardner††, S. V. Krishnaswamy††, and Hong Zhang\*\*††

Departments of \*Physics, †Materials Science and Engineering, ‡Electrical and Computer Engineering, and §Chemistry, ¶Beckman Institute for Advanced Science and Technology, and †Frederick Seitz Materials Research Laboratory, University of Illinois, Urbana-Champaign, IL 61801; and ††Northrop Grumman Electronics Systems, MS-3B10, 1212 Winterson Road, Linthicum, MD 21090

Edited by George M. Whitesides, Harvard University, Cambridge, MA, and approved December 10, 2007 (received for review October 12, 2007)

**The potential to exploit single-walled carbon nanotubes (SWNTs) in advanced electronics represents a continuing, major source of interest in these materials. However, scalable integration of SWNTs into circuits is challenging because of difficulties in controlling the geometries, spatial positions, and electronic properties of individual tubes. We have implemented solutions to some of these challenges to yield radio frequency (RF) SWNT analog electronic devices, such as narrow band amplifiers operating in the VHF frequency band with power gains as high as 14 dB. As a demonstration, we fabricated nanotube transistor radios, in which SWNT devices provide all of the key functions, including resonant antennas, fixed RF amplifiers, RF mixers, and audio amplifiers. These results represent important first steps to practical implementation of SWNTs in high-speed analog circuits. Comparison studies indicate certain performance advantages over silicon and capabilities that complement those in existing compound semiconductor technologies.**

The invention of the transistor in 1947 represents the birth of the solid state electronics age (1). The full scope of application possibilities began to emerge to the general public a few years later when researchers developed approaches to overcome the many scientific and technical challenges to implementing transistors in low-cost, handheld radios (2, 3). More advanced analog circuit systems and, ultimately, digital logic applications followed, thereby expanding the reach of transistors to virtually every form of modern technology. Although single-walled carbon nanotubes (SWNTs) have many remarkable properties, transistors based on them must go through a similar development sequence if they are to achieve important roles in advanced electronics. The high level of difficulty associated with this development is empirically clear from the history of the field. More than 15 years of worldwide research, beginning with the discovery of nanotubes, has failed, for example, to yield realistic demonstrations of even basic systems that provide power gain in the radio frequency (RF) range. Here, we describe some progress in the area of SWNT based RF analog electronics, including carbon nanotube power amplifiers that operate in the VHF frequency band. These results, together with integration of this technology in transistor radios that use nanotube devices for resonant antennas, fixed RF amplifiers, RF mixers and audio amplifiers, might represent important first steps in the development of SWNTs for RF electronics and other related applications.

The promise of SWNTs for electronics derives from their high mobilities and current carrying capacities (4, 5), together with their low intrinsic capacitances (6). Transistors and small-scale, simple digital logic devices that rely on individual SWNTs confirm this promise (7–9), through benchmarking studies conducted at low frequencies against single-crystal silicon (10). Scalable integration of SWNTs into digital circuits is challenging, although recent work with assembled individual tubes as active elements, or relatively dense, horizontally aligned arrays of tubes as thin film type semiconductors both show some promise

(11–18). Nevertheless, the development of SWNTs for a digital electronics technology that could compete with silicon is daunting. Analog electronics (19–21), by contrast, represents a different and less well explored area of application of SWNTs. Analog devices share many of the same challenges associated with their digital counterparts, but they can be implemented at comparatively lower levels of integration density and in layouts that can better exploit the exceptional electronic and thermal properties of the SWNTs. Furthermore, analog devices require linearity, and it has been demonstrated that SWNTs have the potential to provide linearity well beyond what is possible with silicon or III–V semiconductors (22). Recent reports show some measurements of intrinsic high speed operation in transistors that use individual tubes or unaligned collections of tubes, and in a very recent case the use of a single tube device as a mixer in a radio (23), but without the sorts of layouts or performance that would be needed for realistic applications (20, 23–25). In particular, a critical part of an analog electronic circuit is the power amplifier, which converts small input signals to relatively high power outputs suitable for further processing. The ability to achieve power gain at high frequencies with 50  $\Omega$  termination is essential for applications in RF communication devices, global positioning systems (GPS), radar modules, and others. This paper presents direct measurements of RF power gain for narrow band amplifiers based on transistors that use horizontally aligned arrays of SWNTs as semiconductor thin films. The ability of these devices to drive standard 50  $\Omega$  termination systems leads to their straightforward use in analog electronics. Nanotube transistor radios in which nanotube devices provide all of the key functions demonstrate an important example of this capability.

## Results and Discussion

For these systems, we developed advanced versions of basic layouts that we reported recently (11). In particular, horizontally aligned arrays of SWNTs with extremely linear configurations and high levels of alignment occupy the channel regions of transistor devices, where they act collectively as an effective thin film type semiconductor. Each of the several thousand SWNTs in a device provides an electrically continuous and independent pathway for charge transport. To achieve RF performance, we developed device designs that provide both high capacitance gate dielectrics ( $C_g$ ) and low parasitic overlap capacitances ( $C_{gd}$ ),

Author contributions: C.K., H.-s.K., T.B., J.A.R., A.A.P., S.V.K., J.E.B., and H.Z. designed research; C.K., H.-s.K., T.B., A.A.P., S.V.K., and J.E.B. performed research; C.K., H.-s.K., J.A.R., A.A.P., S.V.K., J.E.B., and H.Z. analyzed data; and C.K., J.A.R., A.A.P., J.E.B., and H.Z. wrote the paper.

The authors declare no conflict of interest.

This article is a PNAS Direct Submission.


\*\*To whom correspondence may be addressed. E-mail: hong.zhang@ngc.com or jrogers@uiuc.edu.

This article contains supporting information online at [www.pnas.org/cgi/content/full/0709734105/DC1](http://www.pnas.org/cgi/content/full/0709734105/DC1).

© 2008 by The National Academy of Sciences of the USA

with low resistance electrodes and probing pads. The electrodes define short gate lengths ( $L_g$ , down to 750 nm), precisely aligned to the source, drain (Ti, 1 nm; Pd, 10 nm; Au, 300 nm for source and drain; Ti, 10 nm; Au, 300 nm for gate), created either by electron beam (ebeam) lithography (Raith, eLine) or by contact mode photolithography (MJB8, Karl Suss). The alignment procedures provided an accuracy of  $\approx 50$  and  $\approx 500$  nm for the former and latter processes, respectively, as determined by the measured layouts of the electrodes. The lengths of the gate electrodes fabricated by ebeam lithography were somewhat smaller ( $\approx 100$  nm) than the lengths of the channels (i.e., the separations between the source and drain electrodes). The gate dielectrics consisted either of a bilayer of  $\text{HfO}_2$  ( $\approx 10$  nm) deposited by atomic layer deposition, on top of a layer of benzocyclobutene (BCB,  $\approx 20$  nm Dow Chemical) spin cast on the SWNTs or a single layer of  $\text{HfO}_2$  ( $\approx 50$  nm) deposited by electron beam evaporation ( $3 \times 10^{-5}$  Torr; Temescal CV-8) directly onto the SWNTs. The thin film capacitance of the former and latter types of dielectrics were  $\approx 160$  nF/cm<sup>2</sup> and  $\approx 210$  nF/cm<sup>2</sup>, respectively. Fig. 1A shows schematic illustrations of the device layouts, together with scanning electron (Fig. 1B) and optical (Fig. 1C) micrographs. The arrays of SWNTs had average densities of  $>5$  SWNT/ $\mu\text{m}$ , with peak values as high as  $\approx 25$  SWNT/ $\mu\text{m}$ , in nearly ideal parallel, linear layouts, where  $>95\%$  of the tubes span the source and drain electrodes and there are no tube/tube crossings or overlapping tubes. These devices and the performance enabled by them are major technical advances over previous results (11). Fig. 1D shows direct-current (DC) measurements of a representative device fabricated by ebeam lithography with an  $\text{HfO}_2$  dielectric,  $L_g = 0.75$   $\mu\text{m}$  and a channel width ( $W$ ) of 600  $\mu\text{m}$ . This device and others like it show predominately  $p$  channel behavior; design and processing modifications can yield either  $n$  channel or ambipolar operation. In this example,  $g_m$  is as high as  $\approx 17$  mS at a drain bias of  $-1$  V and gate bias of  $-0.5$  V. The device is capable of current outputs up to tens of mA. The estimated average on-current per nanotube in these devices is  $\approx 5$   $\mu\text{A}$ . The relatively low ratio of the currents in the on and off states results from the sizable populations ( $\approx 1/3$ ) of metallic SWNTs in the channel. Although such low on/off ratios would preclude applications in digital logic, they can be acceptable in analog RF systems where the devices operate in a narrow range of voltages around a fixed bias point.

The large values of  $g_m$  together with small  $C_g$ ,  $C_{gd}$ , lead to devices with good performance in the RF range. Fig. 2A and B show two port  $S$ -parameter data (symbols) for a device with  $W = 300$   $\mu\text{m}$  and  $L_g = 8$   $\mu\text{m}$  and an  $\text{HfO}_2/\text{BCB}$  dielectric, for frequencies between 10 MHz and 10 GHz. Modeling results (solid lines) using a small signal equivalent circuit (Fig. 2B inset) with transconductance of  $g_m = 9.7$  mS a small signal shunt resistance of  $R_0 = 220$   $\Omega$ , a gate-drain capacitance of  $C_{gd} = 1.9$  pF, and a drain resistance of  $R_d = 120$   $\Omega$ , yields  $S$  parameters that match experimental results to within 1 dB over the 10 MHz to 1 GHz frequency range. This simple four-parameter model works well because  $R_d$  is large, allowing us to ignore  $C_{gs}$ ,  $C_{ds}$ , and  $R_s$ . The values of  $R_d$  and  $C_{gd}$  are close to expectations based on the device geometry and materials. The product of  $g_m$  and  $R_0$  is  $\approx 2$ , consistent with a device that has  $\approx 68\%$  semiconducting nanotubes, if we assume that the conductance per tube of the metallic nanotubes is equal to the maximum transconductance per tube of the semiconducting nanotubes, a result that we find to be true empirically in our measurements of single SWNT devices (11, 20). Fig. 2C shows a plot of current gain ( $|H_{21}|^2$ ) and maximum available gain ( $G_{max}$ ) as a function of frequency for a device with  $W = 100$   $\mu\text{m}$  and  $L_g = 4$   $\mu\text{m}$  and an  $\text{HfO}_2/\text{BCB}$  dielectric. The maximum available power gain ( $G_{max}$ ) for a transistor is (26)




**Fig. 1.** Schematic illustrations, images, and electrical properties of RF carbon nanotube array transistors. (A) Schematic exploded view of a RF transistor that uses parallel, aligned arrays of SWNTs for the semiconductor. The critical design aspects include: (i) aligned source, drain, and gate electrodes to eliminate parasitic capacitance, (ii) short gate lengths and high capacitance gate dielectrics to maximize the transconductance, and (iii) low-resistance leads and contact pads. (B) Scanning electron micrograph of source/drain electrode pairs with bridging arrays of SWNTs. The average density of SWNTs is  $\approx 5$  SWNT per  $\mu\text{m}$ . (Insets) Magnified views. The devices used split gate layouts with probing pads in a ground-signal-ground configuration suitable for direct probing with a vector network analyzer. (C) Optical micrograph of an array of devices on a quartz wafer. (Inset) Magnified view. (D) Transfer characteristics of a representative device with channel length and width of  $\approx 0.75$   $\mu\text{m}$ , and 600  $\mu\text{m}$ , respectively, formed by electron beam lithography. The red and blue curves show the dependence of the transconductance ( $g_m$ ) and drain current on gate voltage, both measured at a source/drain bias of  $-1$  V.

$$G_{max} = \left| \frac{S_{21}}{S_{12}} \right|, \quad K < 1 \quad \text{or} \quad \left| \frac{S_{21}}{S_{12}} (K - \sqrt{K^2 - 1}) \right|, \quad K > 1, \quad [1]$$

where the stability factor,  $K$ , is given by

$$K = \frac{1 + |S_{11}S_{22} - S_{12}S_{21}|^2 - |S_{11}|^2 - |S_{22}|^2}{2|S_{12}S_{21}|}. \quad [2]$$



**Fig. 2.** Frequency response of RF carbon nanotube array transistors. (A and B) Smith chart and amplitude plot of measured (symbols) and modeled (lines) two-port  $S$  parameters for a device with channel length of  $8 \mu\text{m}$  and width of  $300 \mu\text{m}$ . (Inset) The four-parameter model used to simulate the device. (C) Current gain ( $|H_{21}|^2$ ) and maximum available power gain ( $G_{max}$ ) as a function of frequency for a device with channel length of  $4 \mu\text{m}$  and width of  $100 \mu\text{m}$ , showing  $f_T = 2.5 \text{ GHz}$  and  $f_{max} = 1.1 \text{ GHz}$ . (D) Plot of  $f_T$  and  $f_{max}$  as a function of gate-length devices with channel widths of  $300 \mu\text{m}$ .

The extracted cutoff frequencies for current gain and power gain are  $f_T = 2.5 \text{ GHz}$  and  $f_{max} = 1.1 \text{ GHz}$ , respectively.

The scaling of these quantities with  $L_g$ , shown in Fig. 2D, provides additional insights. For diffusive transport, the intrinsic transconductance should be proportional to  $L_g^{-1}$ , whereas measurements show a weaker dependence on  $L_g$ . This difference arises from an effective transconductance, as extracted from the current-voltage curves, that is a function not only of the intrinsic transconductance, but also of the shunt resistance,  $R_0$ , associated with the metallic nanotubes, which is directly proportional to  $L_g$ . Fig. 2D shows the variation of  $f_T$  and  $f_{max}$  with  $L_g$  for photolithographically defined devices with bilayer dielectric,  $W = 300 \mu\text{m}$  and  $L_g$  between  $2 \mu\text{m}$  to  $32 \mu\text{m}$ . We find empirically, that  $f_T$  scales as  $L_g^{-1}$ , whereas  $f_{max}$  scales as approximately  $L_g^{-0.5}$ . The former scaling is relatively easy to understand, because  $f_T$  is proportional to  $g_m/C_{gd}$ ,  $g_m$  is proportional to  $L_g^{-1}$  and  $C_{gd}$  is dominated by parasitic capacitance resulting from fringing fields, making this quantity essentially independent of  $L_g$ . (At frequencies near  $f_T$ , the capacitive reactance is much smaller than  $R_0$  and dominates the device behavior.) The behavior of  $f_{max}$  is substantially more complicated. Simulations based on the small signal model in which  $g_m$  scales as  $L_g^{-1}$  and  $R_0$  is proportional to  $L_g$  predict a nontrivial behavior for  $f_{max}$  that is consistent with, but not exactly the same as, a proportionality to  $L_g^{-0.5}$ .

We note that the peak mobilities (i.e., up to  $\approx 2,500 \text{ cm}^2/\text{Vs}$  for  $L_g = 32 \mu\text{m}$ ), the intrinsic speeds (i.e.,  $CV/I = 16 \text{ ps}$  for  $L_g = 4 \mu\text{m}$ ), and the intrinsic cutoff frequencies (i.e., up to  $15 \text{ GHz}$  for  $L_g = 4 \mu\text{m}$ ) all show significant advantages compared with similarly scaled silicon MOSFETs (10). Conventional III-V technologies offer higher performance, but in  $n$ -channel operation. [For additional discussion, see [supporting information \(SI\) Text](#) and [SI Table 1.](#)]

**SWNT Power Amplifiers.** These devices are capable of producing power gain when the input and output are properly impedance matched, thereby providing the opportunity to build amplifiers that operate in the VHF range. Fig. 3A shows a schematic illustration of the measurement system for a narrowband amplifier, where a series inductor enables impedance matching. The inductor combines with the  $C_{gd}$  to form a resonator, stepping up the voltage on the input to a SWNT transistor that has a bilayer dielectric,  $W = 300 \mu\text{m}$  and  $L_g = 4 \mu\text{m}$ . These amplifiers provided power gains of 1–14 dB into a standard  $50 \Omega$  load for frequencies up to  $125 \text{ MHz}$ . Fig. 3B shows the power gain as a function of frequency for four different amplifiers. Modeling results (line in Fig. 3B), using the same values that reproduce the  $S$  parameters as discussed for Fig. 2A and B, indicate that an additional  $\approx 5 \text{ dB}$  of gain could be obtained by properly impedance matching the output.

**SWNT Transistor Radios.** We fabricated a nanotube radio using these types of amplifiers and other SWNT transistor components to demonstrate several of the most important elements of analog electronics (Fig. 4A). Substrates with devices were diced into chips, each containing three SWNT transistors, and then wire bonded into a conventional ceramic DIP package. Fig. 4B shows the constructed circuit and packaged devices. The radio uses a heterodyne receiver design consisting of four capacitively coupled stages: an active resonant antenna, two fixed RF amplifiers, and an audio amplifier, all based on SWNT devices. The active resonant antenna uses a magnetic dipole antenna formed from 33 loops of wire on a 6-inch diameter form that has an inductance of  $92.4 \mu\text{H}$ . The antenna is combined in parallel with a variable capacitor and the gate-drain capacitance of a SWNT transistor to form an LC tank circuit that steps up the voltage of the RF





## Materials and Methods

**Chemical Vapor Deposition of the Arrays of SWNTs.** The growth of the arrays of SWNTs was accomplished by chemical vapor deposition growth on quartz. The process starts with cleaning of an ST-cut single crystal quartz wafers and then annealing them in air at 900°C for 8 h. 0.1–0.2 nm thick Fe film was deposited by electron beam evaporation (Temescal BJD1800, evaporation rate of 0.1 Å/s) onto a photolithographically (standard UV photolithography) patterned layer of photoresist (AZ5214) on the quartz. Photoresist and photoresist residue were cleaned by acetone and stripper (AZ Kwik), respectively. To form isolated iron oxide nanoparticles, the samples were then annealed at 900°C for 1.5 h. The SWNT growth process began with flushing the chamber with a flow of Ar (3,000 sccm) for 2 min and then heating the furnace to 925°C while flowing H<sub>2</sub> (300 sccm). Ethanol vapor is used as a carbon source by passing gases (8 sccm H<sub>2</sub> and 8 sccm Ar) through an ethanol bubbler held a 0°C in a water bath chiller. Growth was terminated after 20 min, and the chamber was then cooled in H<sub>2</sub> and Ar flow. After the growth scanning electron micrograph (Raith e-LINE) of the SWNTs were taken with 1kV acceleration voltage (SI Fig. 5).

**Transistor Fabrication. Long channel-length devices.** We have used standard UV photolithography to fabricate devices for long channel (2–32 μm) length. The fabrication process for long channel length devices began with fabrication of source/drain electrodes on SWNT array by UV photolithography (MJB8, Karl Suss) using AZ5214 photoresist. Metal for the source and drain electrodes (Ti:1 nm, Pd:30 nm) was deposited by e-beam evaporation (Temescal BJD1800; base pressure of 2e-6 torr). Liftoff was accomplished by rinsing in acetone for 10 min, and followed by rinsing with isopropanol and deionized water. Oxygen reactive ion etching (200 mT, 20 sccm O<sub>2</sub> flow, 100W RF power) removed SWNTs outside of the channel region, which was protected by a patterned layer of photoresist (AZ5214). Spin casting 2% BCB (20 nm) and atomic layer deposition of HfO<sub>2</sub> (10 nm) defined high capacitance bilayer dielectrics. Gate metal (Ti, 2 nm; Au, 30 nm ebeam evaporation Temescal BJD1800; base pressure of 2e-6 torr) is defined top of the dielectric by UV photolithography.

After defining the gate metal, dielectric on the source/drain contact pads was removed by etching with concentrated HF acid.

**Short channel-length devices.** The fabrication of short channel-length devices (0.75 nm-2 μm) with these arrays of SWNT began with spin coating of a layer (400 nm) of electron beam (e-beam) resist (495PMMA-A6, Microchem) at 2,000 rpm for 30 s on the SWNT/quartz. The samples were then baked on a hot plate at 220°C for 2 min. To avoid charging during electron beam (e-beam) writing process, a uniform layer of Al (12 nm) was deposited by e-beam evaporation (Temescal BJD1800; base pressure of 2e-6 torr) onto the resist. The source-drain pattern was the defined with an e-beam lithography tool (Raith e-LiNE) using an accelerating voltage of 10 KV and a current dose of 140 μC/cm<sup>2</sup>. After writing, the Al was removed with a KOH etching solution; the PMMA was developed by immersion in a solution of a 1:3 part solution of MIBK and IPA, for 45 s. Metal for the source and drain electrodes (Ti, 1 nm; Pd, 10 nm; Au, 300 nm) was deposited by e-beam evaporation (Temescal BJD1800; base pressure of 2e-6 torr). Liftoff was accomplished by rinsing in acetone for 10 min, and followed by rinsing with isopropanol and deionized water. Oxygen reactive ion etching (200 mT, 20 sccm O<sub>2</sub> flow, 100W RF power) removed SWNTs outside of the channel region which was protected by a patterned layer of photoresist (AZ5214). The gate dielectric (50 nm HfO<sub>2</sub>) was deposited by e-beam evaporation (Temescal BJD1800, base pressure is 2e-5 Torr). After dielectric deposition, the gate pattern was defined by a second e-beam lithography step, using process conditions similar to those used for the source-drain layer. The gate electrode was aligned (±50 nm precision) to source and drain using previously patterned alignment markers. After defining the gate metal, the HfO<sub>2</sub> on the source/drain contact pads was removed by etching with concentrated HF acid.

**Transistor Radio.** For additional details, see *SI Text*.

**ACKNOWLEDGEMENTS.** This material is based on work supported by National Science Foundation Grant NIRT-0403489 and U.S. Department of Energy, Division of Materials Sciences Award DEFG02-91ER45439, through the Frederick Seitz MRL and Center for Microanalysis of Materials at the University of Illinois at Urbana-Champaign.

1. Bardeen J, Brattain WH (1948) *Phys Rev* 74:230–231.
2. Burke WE (1955) *PF Reporter* 13–14.
3. Queen I (1956) *Radio Electron* 39–40.
4. Zhou X, Park JY, Huang S, Liu J, McEuen PL (2005) *Phys Rev Lett* 95:1468051–1468054.
5. Dürkop T, Getty SA, Cobas E, Fuhrer MS (2004) *Nano Lett* 4:35–39.
6. Ilani S, Donev LAK, Kindermann M, McEuen PL (2006) *Nat Phys* 2:687–691.
7. Tans SJ, Verschueren ARM, Dekker C (1998) *Nature* 393:49–52.
8. Martel R, Schmidt T, Shea HR, Hertel T, Avouris PH (1998) *Appl Phys Lett* 73:2447–2449.
9. Chen Z, Appenzeller J, Lin Y, Oakley JS, Rinzler AG, Tang J, Wind SJ, Solomon PM, Avouris P (2006) *Science* 311:1735–1735.
10. Chau R, Datta S, Doczy, M, Doyle B, Jin B, Kavalieros J, Majumdar A, Metz, M, Radosavljevic M (2005) *IEEE Trans Nanotechnol* 4:153–158.
11. Kang SJ, Kocabas C, Ozel T, Shim M, Pimparkar N, Alam MA, Rotkin SV, Rogers JA (2007) *Nat Nanotechnol* 2:230–236.
12. Kocabas C, Shim M, Rogers JA (2006) *J Am Chem Soc* 128:4540–4541.
13. Kocabas C, Hur SH, Gaur A, Meitl M, Shim M, Rogers JA (2005) *Small* 1:1110–1116.
14. Ismach A, Segev L, Wachtel E, Joselevich E (2004) *Angew Chem Int Ed* 43:6140–6143.
15. Han S, Liu XL, Zhou CW (2005) *J Am Chem Soc* 127:5294–5295.
16. Xiaolin L, Zhang L, Wang X, Shimoyama I, Sun X, Seo W, Dai H (2007) *J Am Chem Soc* 129:4890–4891.
17. Lee M, Im J, Lee BY, Myung S, Kang J, Huang L, Kwon Y-K, Hong S (2006) *Nat Nanotechnol* 1:66–71.
18. Rao SG, Huang L, Setyawan, W, Hong S. (2003) *Nature* 425:36–37.
19. Burke PJ (2004) *Solid State Electron* 48:1981–1986.
20. Baumgardner JE, Pesetski AA, Folk E, Przybysz JX, Adam JD, Zhang, H (2006) *Appl Phys Lett* 88: 1131031–1131033.
21. Rodriguez-Morales F, Zannoni R, Nicholson J Fischetti M, Yngvesson KS, Appenzeller J (2006) *Appl Phys Lett* 89: 0835021–0835023.
22. Baumgardner JE, Pesetski AA, Murduck JM, Przybysz JX, Adam JD, Zhang H (2007) *Appl Phys Lett* 91:0521071–0521073.
23. Rutherglen C, Burke P (2007) *Nano Lett* 7:3296.
24. Bethoux JM, Happy H, Dambrine G, Derycke V, Goffman M, Bourgoin J-P (2006) *IEEE Electron Dev Lett* 27:681.
25. Rosenblatt S, Lin H, Sazonova V, Tiwari S, McEuen PL (2005) *Appl Phys Lett* 87:153111–153113.
26. Collin RE (2001) in *Foundations for Microwave Engineering* (Wiley, Hoboken, NJ), 2nd Ed, pp 728–744.